



EXHIBIT 034

U.S. Patent No. 7,594,052 (Radulescu & Goossens)**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
6. Method of communication service mapping in an integrated circuit, having a plurality of processing modules (M, S),	<p>Without conceding that the preamble of claim 6 of the '052 Patent is limiting, the Motorola Edge+ Gen 2 (hereinafter, the “Motorola product”) performs a method of communication service mapping in an integrated circuit, having a plurality of processing modules (M, S), either literally or under the doctrine of equivalents.</p> <p>The Motorola product includes an integrated circuit. For example, the Motorola product includes the Qualcomm Snapdragon 8 Gen 1 Mobile Platform system on chip (hereinafter, the “Snapdragon SoC”).</p> <div data-bbox="525 649 976 1136">  <p>The image shows a Motorola Edge+ Gen 2 smartphone in a dark blue color, displaying a colorful abstract wallpaper. Next to it is a yellow and red Snapdragon logo. The phone is shown from both the back and front perspectives.</p> </div> <div data-bbox="1134 633 1743 706"> <h2>Motorola Edge+ Gen 2</h2> </div> <div data-bbox="1134 714 1711 755"> <p>Featuring a Snapdragon 8 Gen 1 Mobile Platform</p> </div> <div data-bbox="1134 771 1869 1071"> <p>The Motorola edge+ was born for 5G speed. This state-of-the-art smartphone gives you up to 2 full days of power, lightning-fast speed, and pro-quality features for doing more of what you love. Leave lag time behind with a massive 256 GB+ memory and blazing-fast premium Snapdragon mobile platform. Enjoy days of entertainment on a beautiful display that wraps around the edges and has superior stereo-quality sound. Get the best of Android OS without the extra baggage.</p> </div> <div data-bbox="1144 1144 1323 1209"> <p>Learn more</p> </div>

¹ The Motorola product is charted as a representative product made used, sold, offered for sale, and/or imported by Motorola. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)
 “Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p data-bbox="499 253 1646 285">https://www.qualcomm.com/snapdragon/device-finder/motorola-edge--gen-2</p> <p data-bbox="499 331 1860 435">The Snapdragon SoC comprises a plurality of processing modules (M, S), for example Qualcomm Adreno GPU; Qualcomm Kryo CPU; Qualcomm Hexagon Processor; and Platform Security Foundations, Trusted Execution Environment & Services, Secure Processing Unit (SPU):</p> <div data-bbox="506 483 900 617">  <p>Snapdragon 8 mobile platform Gen 1</p> </div> <div data-bbox="1465 509 1749 529">SPECIFICATIONS & FEATURES</div> <div data-bbox="510 683 716 704"> <p>Artificial Intelligence</p> <hr/> <p>Qualcomm® Adreno™ GPU</p> <hr/> <p>Qualcomm® Kryo™ CPU</p> <hr/> <p>Qualcomm® Hexagon™ Processor</p> <ul style="list-style-type: none"> • Fused AI Accelerator <ul style="list-style-type: none"> • Hexagon Tensor Accelerator • Hexagon Vector eXtensions • Hexagon Scalar Accelerator • Support for mix precision(INT8+INT16) • Support for all precisions (INT8, INT16, FP16) <hr/> <p>Qualcomm® Sensing Hub</p> <hr/> <p>5G Modem-RF System</p> <hr/> <p>Snapdragon X65 5G Modem-RF System</p> <ul style="list-style-type: none"> • 5G mmWave and sub-6 GHz, standalone (SA) and non-standalone (NSA) modes, FDD, TDD • Dynamic Spectrum Sharing • mmWave: 1000 MHz bandwidth, 8 carriers, 2x2 MIMO • Sub-6 GHz: 300 MHz bandwidth, 4x4 MIMO • Qualcomm® 5G PowerSave 2.0 • Qualcomm® Smart Transmit™ 2.0 technology • Qualcomm® Wideband Envelope Tracking • Qualcomm® AI-Enhanced Signal Boost • Global 5G multi-SIM <hr/> <p>Downlink: Up to 10 Gbps</p> <hr/> <p>Multimode support: 5G NR, LTE including CBRS, WCDMA, HSPA, TD-SCDMA, CDMA 1x, EV-DO, GSM/EDGE</p> <hr/> <p>Camera</p> <hr/> <p>Qualcomm Spectra™ Image Signal Processor</p> <ul style="list-style-type: none"> • Triple 18-bit ISPs • Up to 3.2 Gigapixels per Second computer vision ISP (CV-ISP) • Up to 36 MP triple camera @ 30 FPS with Zero Shutter Lag • Up to 64+36 MP dual camera @ 30 FPS with Zero Shutter Lag • Up to 108 MP single camera @ 30 FPS with Zero Shutter Lag • Up to 200 Megapixel Photo Capture <hr/> <p>Rec. 2020 color gamut photo and video capture</p> <hr/> <p>Up to 10-bit color depth photo and video capture</p> <hr/> <p>8K HDR Video Capture + 64 MP Photo Capture</p> <hr/> <p>10-bit HEIF: HEIC photo capture, HEVC video capture</p> <hr/> <p>Video Capture Formats: HDR10+, HDR10, HLG, Dolby Vision</p> <hr/> <p>8K HDR Video Capture @ 30 FPS</p> <hr/> <p>4K Video Capture @ 120 FPS</p> <hr/> <p>Slow-mo video capture at 720p @ 960 FPS</p> <hr/> <p>Bokeh Engine for Video Capture</p> <hr/> <p>Video super resolution</p> <hr/> <p>Multi-frame Noise Reduction (MFNR)</p> <hr/> <p>Locally Motion Compensated Temporal Filtering</p> <hr/> <p>Multi-Frame and triple exposure staggered/digital overlap HDR dual-sensor support</p> <hr/> <p>AI-based face detection, auto-focus, and auto-exposure</p> <hr/> <p>CPU</p> <hr/> <p>Kryo CPU</p> <ul style="list-style-type: none"> • Up to 3.0 GHz*, with Arm Cortex-X2 technology • 64-bit Architecture <hr/> <p>Visual Subsystem</p> <hr/> <p>Adreno GPU</p> <ul style="list-style-type: none"> • Vulkan® 1.1 API support • HDR gaming (10-bit color depth, Rec. 2020 color gamut) • Physically Based Rendering • Volumetric Rendering • Adreno Frame Motion Engine • API Support: OpenGL® ES 3.2, OpenCL™ 2.0 FP, Vulkan 1.1 • Hardware-accelerated H.265 and VP9 decoder • HDR Playback Codec support for HDR10+, HDR10, HLG and Dolby Vision <hr/> <p>Security</p> <hr/> <p>Platform Security Foundations, Trusted Execution Environment & Services, Secure Processing Unit (SPU)</p> <hr/> <p>Trust Management Engine</p> <hr/> <p>Qualcomm® wireless edge services (WES) and premium security features</p> <hr/> <p>Qualcomm® 3D Sonic Sensor and Qualcomm 3D Sonic Max (fingerprint sensor)</p> <hr/> <p>Qualcomm® Type-1 Hypervisor</p> <hr/> </div>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)
“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<div data-bbox="506 272 705 300">Wi-Fi & Bluetooth*</div> <div data-bbox="506 310 905 651"> <p>Qualcomm® FastConnect™ 6900 System</p> <ul style="list-style-type: none"> • Wi-Fi Standards: Wi-Fi 6E, Wi-Fi 6 (802.11ax), Wi-Fi 5 (802.11ac), 802.11a/b/g/n • Wi-Fi Spectral Bands: 24 GHz, 5 GHz, 6 GHz • Peak speed: 3.6 Gbps • Channel Bandwidth: 20/40/80/160 MHz • 8-stream sounding (for 8x8 MU-MIMO) • MIMO Configuration: 2x2 (2-stream) • MU-MIMO (Uplink & Downlink) • 4K QAM • OFDMA (Uplink & Downlink) • Dual-band simultaneous (2x2 + 2x2) • Wi-Fi Security: WPA3-Enterprise, WPA3- Enhanced Open, WPA3 Easy Connect, WPA3-Personal </div> <div data-bbox="506 662 898 797"> <p>Integrated Bluetooth</p> <ul style="list-style-type: none"> • Bluetooth Features: Bluetooth 5.2, LE Audio, Dual Bluetooth antennas • Bluetooth audio: Snapdragon Sound™ Technology with support for Qualcomm® aptX™ Voice, aptX Lossless, aptX Adaptive, and LE audio </div> <div data-bbox="506 829 688 857">snapdragon.com</div> <div data-bbox="506 922 1751 1032"> <p><small>* Exact speed measured at 2.995 GHz Certain optional features available subject to Carrier and ODM selection for an additional fee. Snapdragon, Qualcomm, Qualcomm Hexagon, Qualcomm 5G PowerSave, Qualcomm Kyra, Qualcomm Smart Transmit, Qualcomm Wideband Envelope, Qualcomm AI-Enhanced Signal Boost, Qualcomm Spectra, Qualcomm Agstic, Qualcomm 3D Sonic Sensor, Qualcomm Type-T Hypervisor, and Qualcomm Quick Charge are products of Qualcomm Technologies, Inc. and/or its subsidiaries. Qualcomm wireless edge services are offered by Qualcomm Technologies Inc. and/or its subsidiaries. Snapdragon, Qualcomm, Hexagon, Snapdragon Elite Gaming, Adreno, FastConnect, Snapdragon Sound, Kyra, Smart Transmit, Qualcomm Spectra, Qualcomm Agstic, and Quick Charge are trademarks or registered trademarks of Qualcomm Incorporated. aptX is a trademark or registered trademark of Qualcomm Technologies International, Ltd. ©2021 Qualcomm Technologies, Inc. and/or its affiliated companies. All Rights Reserved.</small></p> </div> <div data-bbox="499 1089 1562 1166"> <p>https://www.qualcomm.com/content/dam/qcomm-martech/dm-assets/documents/snapdragon-8-gen-1-mobile-platform-product-brief.pdf</p> </div> <div data-bbox="499 1206 1761 1325"> <p>The Snapdragon SoC included in the Motorola product utilizes Arteris network on chip interconnect technology, and/or a derivative thereof, (collectively, the “Arteris NoC”) for communication service mapping:</p> </div> <div data-bbox="949 272 1020 300">Audio</div> <div data-bbox="949 310 1360 461"> <p>Qualcomm Agstic™ audio codec (WCD9385)</p> <p>New Qualcomm Agstic smart speaker amplifier (WSA8835)</p> <p>Total Harmonic Distortion + Noise (THD+N), Playback: -108dB</p> <p>Qualcomm Audio and Voice Communication Suite</p> </div> <div data-bbox="949 487 1037 514">Display</div> <div data-bbox="949 521 1360 735"> <p>On-Device Display Support:</p> <ul style="list-style-type: none"> • 4K @ 60 Hz • QHD+ @ 144 Hz <p>Maximum External Display Support: up to 4K @ 60 Hz</p> <ul style="list-style-type: none"> • 10-bit color depth, Rec. 2020 color gamut • HDR10 and HDR10+ <p>Demura and subpixel rendering for OLED Uniformity</p> </div> <div data-bbox="1386 245 1503 272">Charging</div> <div data-bbox="1386 280 1707 305">Qualcomm® Quick Charge™ 5 Technology</div> <div data-bbox="1386 331 1499 357">Location</div> <div data-bbox="1386 367 1743 537"> <p>GPS, Glonass, BeiDou, Galileo, QZSS, NavIC capable</p> <p>Dual Frequency GNSS (L1/L5)</p> <p>Sensor-Assisted Positioning</p> <ul style="list-style-type: none"> • Urban pedestrian navigation with sidewalk accuracy • Global freeway lane-level vehicle navigation </div> <div data-bbox="1386 568 1493 596">Memory</div> <div data-bbox="1386 604 1749 657"> <p>Support for LP-DDR5 memory up to 3200 MHz</p> <p>Memory Density: up to 16 GB</p> </div> <div data-bbox="1386 682 1638 709">General Specifications</div> <div data-bbox="1386 717 1755 828"> <p>Full Suite of Snapdragon Elite Gaming™ features</p> <p>4 nm Process Technology</p> <p>USB Version 3.1; USB Type-C Support</p> <p>Part Number: SM8450</p> </div>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)
“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<div data-bbox="512 256 1066 940"><p data-bbox="558 305 768 354">Qualcomm</p><p data-bbox="558 557 1003 735">Arteris-developed NoC technology is the backbone of Snapdragon application processors & LTE modems, Atheros wireless connectivity SoCs, and CSR IoT products.</p><div data-bbox="661 805 909 878">LEARN MORE »</div></div> <p data-bbox="501 992 1713 1029">https://web.archive.org/web/20210514110614/https://www.artemis.com/customers</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)
 “Integrated circuit and method of communication service mapping”


'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p style="text-align: center;">Certain Arteris Technology Assets Acquired</p> <p style="text-align: center;">by Kurt Shuler, on October 31, 2013</p> <p>Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP</p> <p>SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Qualcomm Technologies, Inc. (“Qualcomm”), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.</p> <p>“Arteris NoC technology has been and will continue to be a key enabler for creating larger and more complex chips in a shorter amount of time at a lower cost. This acquisition of our technology assets represents a validation of the value of Arteris’ Network-on-Chip interconnect IP technology.</p> <p style="text-align: center;">ARTERIS IP</p> <p style="text-align: center;"><i>K. Charles Janac, President and CEO, Arteris</i></p> <p>https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31; https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team</p> <p>The Arteris NoC performs communication service mapping in the Snapdragon SoC included in the Motorola product.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p data-bbox="556 267 1018 308">11.3.1.1 Transaction Layer</p> <p data-bbox="556 324 1822 495">The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul data-bbox="630 544 1354 641" style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p data-bbox="556 690 1822 820">As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p> <p data-bbox="546 885 1843 1291">on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 311, 312-313; see <i>id</i> at 308 (explaining that Chapter 11 of this book describes the function of the Arteris NoC: “In this chapter we will present an MPSoC platform [...] using Arteris NoC as communication infrastructure.”).</p>
wherein at least one first of said processing modules (M) requests at least	Without conceding that the preamble of claim 6 of the '052 Patent is limiting, at least one first of said processing modules (M) of the Snapdragon SoC included in the Motorola product utilizes the Arteris NoC to request at least one communication service to at least one second processing module (S) based on specific communication properties and at least one communication service identification wherein said at least one communication service identification comprises at least


U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
<p>one communication service to at least one second processing module (S) based on specific communication properties and at least one communication service identification, wherein said at least one communication service identification comprises at least one communication thread or at least one address range, said address range for identifying one or more second processing modules (S) or a memory region</p>	<p>one communication thread or at least one address range, said address range for identifying one or more second processing modules (S) or a memory region within said one or more second processing modules (S), either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC utilized by the Snapdragon SoC included in the Motorola product uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p>11.3.1.1 Transaction Layer</p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
within said one or more second processing modules (S),	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 311, 312-313.</p> <p>The “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p data-bbox="512 266 919 305">11.3.1.2 Transport Layer</p> <p data-bbox="512 321 1709 743">The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p data-bbox="512 764 632 797"><i>Id.</i> at 313.</p> <p data-bbox="512 846 1806 997">As yet a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals,” which include “the current priority of the packet used to define preferred traffic class (or Quality of Service)” and “[f]low control”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹																																							
	<p><i>Id.</i> at 313-314.</p> <p>As a further example, the packets sent in the Arteris NoC are “composed of cells that are organized into fields, with each field carrying specific information,” including “Pres,” “Slave address” and “Slave offset”:</p> <table><tr><th>Field</th><th>Size</th><th>Function</th></tr><tr><td>Opcode</td><td>4 bits/3 bits</td><td>Packet type: 4 bits for requests, 3 bits for responses</td></tr><tr><td>MstAddr</td><td>User Defined</td><td>Master address</td></tr><tr><td>SlvAddr</td><td>User Defined</td><td>Slave address</td></tr><tr><td>SlvOfs</td><td>User Defined</td><td>Slave offset</td></tr><tr><td>Len</td><td>User Defined</td><td>Payload length</td></tr><tr><td>Tag</td><td>User Defined</td><td>Tag</td></tr><tr><td>Prs</td><td>User defined (0 to 2)</td><td>Pressure</td></tr><tr><td>BE</td><td>0 or 4 bits</td><td>Byte enables</td></tr><tr><td>CE</td><td>1 bit</td><td>Cell error</td></tr><tr><td>Data</td><td>32 bits</td><td>Packet payload</td></tr><tr><td>Info</td><td>User Defined</td><td>Information about services supported by the NoC</td></tr><tr><td>Err</td><td>1 bit</td><td>Error bit</td></tr></table>	Field	Size	Function	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses	MstAddr	User Defined	Master address	SlvAddr	User Defined	Slave address	SlvOfs	User Defined	Slave offset	Len	User Defined	Payload length	Tag	User Defined	Tag	Prs	User defined (0 to 2)	Pressure	BE	0 or 4 bits	Byte enables	CE	1 bit	Cell error	Data	32 bits	Packet payload	Info	User Defined	Information about services supported by the NoC	Err	1 bit	Error bit
Field	Size	Function																																						
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses																																						
MstAddr	User Defined	Master address																																						
SlvAddr	User Defined	Slave address																																						
SlvOfs	User Defined	Slave offset																																						
Len	User Defined	Payload length																																						
Tag	User Defined	Tag																																						
Prs	User defined (0 to 2)	Pressure																																						
BE	0 or 4 bits	Byte enables																																						
CE	1 bit	Cell error																																						
Data	32 bits	Packet payload																																						
Info	User Defined	Information about services supported by the NoC																																						
Err	1 bit	Error bit																																						

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹																					
	<table> <tr> <td>StartOfs</td> <td>2 bits</td> <td>Start offset</td> </tr> <tr> <td>StopOfs</td> <td>2 bits</td> <td>Stop offset</td> </tr> <tr> <td>WrpSize</td> <td>4 bits</td> <td>Wrap size</td> </tr> <tr> <td>Rsv</td> <td>Variable</td> <td>Reserved</td> </tr> <tr> <td>CtlId</td> <td>4 bits/3 bits</td> <td>Control identifier, for control packets only</td> </tr> <tr> <td>CtlInfo</td> <td>Variable</td> <td>Control information, for control packets only</td> </tr> <tr> <td>EvtId</td> <td>User defined</td> <td>Event identifier, for event packets only</td> </tr> </table>	StartOfs	2 bits	Start offset	StopOfs	2 bits	Stop offset	WrpSize	4 bits	Wrap size	Rsv	Variable	Reserved	CtlId	4 bits/3 bits	Control identifier, for control packets only	CtlInfo	Variable	Control information, for control packets only	EvtId	User defined	Event identifier, for event packets only
StartOfs	2 bits	Start offset																				
StopOfs	2 bits	Stop offset																				
WrpSize	4 bits	Wrap size																				
Rsv	Variable	Reserved																				
CtlId	4 bits/3 bits	Control identifier, for control packets only																				
CtlInfo	Variable	Control information, for control packets only																				
EvtId	User defined	Event identifier, for event packets only																				
	<p>FIGURE 11.2 NTP packet structure.</p> <p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 313, 314-315.</p>																					

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	As further illustration, “[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2).” <i>Id.</i> at 318.
<p>comprising the steps of:</p> <p>coupling said plurality of processing modules (M, S) by an interconnect means (N) and enabling a connection based communication having a set of connection properties,</p>	<p>The Arteris NoC utilized by the Snapdragon SoC included in the Motorola product couples the plurality of processing modules (M, S) by an interconnect means (N) and enables a connection based communication having a set of connection properties, either literally or under the doctrine of equivalents.</p> <p>The Arteris NoC couples the plurality of processing modules in the Snapdragon SoC included in the Motorola product by an interconnect means. A large SoC, such as the Snapdragon SoC included in the Motorola product may include multiple classes of Arteris NoC interconnect:</p>


U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<div data-bbox="533 261 1577 318"> <h2>Logical Interconnect Topology Development</h2> </div> <div data-bbox="533 326 1402 354"> <p>FLEXNOC & NCORE INTERCONNECT IPS DEFINE ARCHITECTURES</p> </div> <div data-bbox="533 370 1864 805"> </div> <div data-bbox="533 813 1745 915"> <ul style="list-style-type: none"> • ArChip16 Example: Large SoCs have multiple classes of interconnect <ul style="list-style-type: none"> – Non-coherent, Coherent, Control/Status, Observability, etc. • Ncore & FlexNoC interconnects are managed separately from IP blocks, increasing design flexibility </div> <div data-bbox="501 954 636 980"> <p>ARTERIS IP</p> </div> <div data-bbox="1094 959 1251 976"> <p>ISPD 2018, 28 March 2018</p> </div> <div data-bbox="1638 959 1864 976"> <p>Copyright © 2018 Arteris IP 9</p> </div>
	<p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 9.</p> <p>The Arteris NoC enables a connection based communication having a set of connection properties.</p> <p>For example, in the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>  <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>The “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p> <p>11.3.1.2 Transport Layer</p> <p>The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p><i>Id.</i> at 313.</p> <p>As a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals,” which include “the current priority of the packet used to define preferred traffic class (or Quality of Service)” and “[f]low control”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTPP communications.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p><i>Id.</i> at 313-314.</p> <p>As yet a further illustration, the Arteris NoC implements Quality of Service (QoS) to “provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic”; QoS, which includes guarantees of, for example, throughput and/or latency, “is achieved by exploiting the signal pressure embedded into the NTTP packet definition” where the “pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed”; and the “pressure information will be embedded in the NTTP packet at the NIU level”:</p> <p>Quality of Service (QoS). The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in <i>Æthereal</i> NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<ul style="list-style-type: none"> • Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency. • Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class. • Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth. • Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)
 “Integrated circuit and method of communication service mapping”


'052 Patent Claim**Motorola Product Including Snapdragon System on Chip¹**

* Note that in the NTTP packet, the pressure field allows more than one bit, resulting in multiple levels of preferred traffic.

Networks-On-Chips Theory and Practice, <https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0>, at 315-316.

Connections within the Arteris NoC interconnect may be defined by a connectivity table:

Connectivity Map → Interconnect Connections → Layout




- Connectivity table defines interconnect connections within the floorplan
- Routes must pass through available channels in the floorplan
- Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU

DC-Topographical

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹						
	<p data-bbox="499 250 1879 321">See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 12.</p> <p data-bbox="499 370 1879 483">As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:</p> <p data-bbox="533 558 1465 656">Memory NoC: Interconnect Topology – Traffic Classes</p> <p data-bbox="533 716 1066 776">Classify your IP connections per class of traffic:</p> <table data-bbox="533 831 1119 963"> <tr> <td>Best Effort (BE)</td><td>Image system</td></tr> <tr> <td>Low Latency (LL)</td><td>SRAM</td></tr> <tr> <td>High Bandwidth (HB)</td><td>Main/Coherency</td></tr> </table>  <p data-bbox="506 1295 636 1317">ARTERISIP</p> <p data-bbox="1100 1300 1247 1312">ISPD 2018, 28 March 2018</p> <p data-bbox="1646 1300 1854 1312">Copyright © 2018 Arteris IP 13</p>	Best Effort (BE)	Image system	Low Latency (LL)	SRAM	High Bandwidth (HB)	Main/Coherency
Best Effort (BE)	Image system						
Low Latency (LL)	SRAM						
High Bandwidth (HB)	Main/Coherency						

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>Memory NoC: Traffic classes are mapped onto logical interconnect topology</p> <div style="display: flex; justify-content: space-around;"> </div>



ARTERIS IP

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 16

U.S. Patent No. 7,594,052 (Radulescu & Goossens)


“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p style="text-align: center;">Memory Access Traffic Classes</p>  <ul style="list-style-type: none"> — Cache Coherent (CC) — Low Latency (LL) — High Bandwidth (HB) — Best Effort (BE) <ul style="list-style-type: none"> • Cache Coherent (CC) within Compute Cluster • Low Latency (LL) to SRAM • High Bandwidth (HB) to DRAM & Cache Fill • Best Effort (BE) for Peripherals & DMA • QoS for Video • Multiple functional NoCs interacting • Physically Constrained <p style="text-align: center;">  ISPD 2018, 28 March 2018 Copyright © 2018 Arteris IP 11 </p> <p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slides 11, 13, 16.</p>
controlling the communication between said at least one first of said plurality of	The Arteris NoC utilized by the Snapdragon SoC included in the Motorola product controls the communication between said at least one first of said plurality of processing modules (M) and said interconnect means (N) by at least one network interface (NI) associated to said at least one first of said processing modules, either literally or under the doctrine of equivalents.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
<p>processing modules (M) and said interconnect means (N) by at least one network interface (NI) associated to said at least one first of said processing modules,</p>	<p>For example, the Arteris NoC used by the Snapdragon SoC included in the Motorola product has “Network Interface Units (NIU) connecting IP blocks to the network” with “[i]nterface units for OCP, AMBA AHB, APB, and AXI protocols [...] provided.”</p> <p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 311.</p> <p>In the Arteris NoC, “[t]ransaction layer services are provided to the nodes at the periphery of the NoC by special units called Network Interface Units (NIUs).”</p> <p><i>Id.</i></p> <p>In the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)**“Integrated circuit and method of communication service mapping”**

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p> <p>In the Arteris NoC, “transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)


“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p data-bbox="520 261 1010 302">11.3.1.1 Transaction Layer</p> <p data-bbox="520 318 1854 505">The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul data-bbox="594 553 1352 654" style="list-style-type: none"> <li data-bbox="594 553 1194 594">• A master sends request packets. <li data-bbox="594 610 1352 654">• Then, the slave returns response packets. <p data-bbox="520 703 1854 1284">As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p> <p data-bbox="506 1341 695 1373"><i>Id.</i> at 312-313.</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
mapping the requested at least one communication service based on said specific communication properties to a connection based on a set of connection properties according to said at least one communication service identification.	<p>The Arteris NoC utilized by the Snapdragon SoC included in the Motorola product maps the requested at least one communication service based on said specific communication properties to a connection based on a set of connection properties according to said at least one communication service identification, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by the Snapdragon SoC included in the Motorola product, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p> <p>As a further illustration, the “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p data-bbox="512 266 919 305">11.3.1.2 Transport Layer</p> <p data-bbox="512 321 1709 743">The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p data-bbox="512 764 632 797"><i>Id.</i> at 313.</p> <p data-bbox="512 846 1803 997">As yet a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals,” which include “the current priority of the packet used to define preferred traffic class (or Quality of Service)” and “[f]low control”:</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTPP communications.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹																																							
	<p><i>Id.</i> at 313-314.</p> <p>As a further example, the packets sent in the Arteris NoC are “composed of cells that are organized into fields, with each field carrying specific information,” including “Pres,” “Slave address” and “Slave offset”:</p> <table><tr><th>Field</th><th>Size</th><th>Function</th></tr><tr><td>Opcode</td><td>4 bits/3 bits</td><td>Packet type: 4 bits for requests, 3 bits for responses</td></tr><tr><td>MstAddr</td><td>User Defined</td><td>Master address</td></tr><tr><td>SlvAddr</td><td>User Defined</td><td>Slave address</td></tr><tr><td>SlvOfs</td><td>User Defined</td><td>Slave offset</td></tr><tr><td>Len</td><td>User Defined</td><td>Payload length</td></tr><tr><td>Tag</td><td>User Defined</td><td>Tag</td></tr><tr><td>Prs</td><td>User defined (0 to 2)</td><td>Pressure</td></tr><tr><td>BE</td><td>0 or 4 bits</td><td>Byte enables</td></tr><tr><td>CE</td><td>1 bit</td><td>Cell error</td></tr><tr><td>Data</td><td>32 bits</td><td>Packet payload</td></tr><tr><td>Info</td><td>User Defined</td><td>Information about services supported by the NoC</td></tr><tr><td>Err</td><td>1 bit</td><td>Error bit</td></tr></table>	Field	Size	Function	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses	MstAddr	User Defined	Master address	SlvAddr	User Defined	Slave address	SlvOfs	User Defined	Slave offset	Len	User Defined	Payload length	Tag	User Defined	Tag	Prs	User defined (0 to 2)	Pressure	BE	0 or 4 bits	Byte enables	CE	1 bit	Cell error	Data	32 bits	Packet payload	Info	User Defined	Information about services supported by the NoC	Err	1 bit	Error bit
Field	Size	Function																																						
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses																																						
MstAddr	User Defined	Master address																																						
SlvAddr	User Defined	Slave address																																						
SlvOfs	User Defined	Slave offset																																						
Len	User Defined	Payload length																																						
Tag	User Defined	Tag																																						
Prs	User defined (0 to 2)	Pressure																																						
BE	0 or 4 bits	Byte enables																																						
CE	1 bit	Cell error																																						
Data	32 bits	Packet payload																																						
Info	User Defined	Information about services supported by the NoC																																						
Err	1 bit	Error bit																																						

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹																					
	<table><tr><td>StartOfs</td><td>2 bits</td><td>Start offset</td></tr><tr><td>StopOfs</td><td>2 bits</td><td>Stop offset</td></tr><tr><td>WrpSize</td><td>4 bits</td><td>Wrap size</td></tr><tr><td>Rsv</td><td>Variable</td><td>Reserved</td></tr><tr><td>CtlId</td><td>4 bits/3 bits</td><td>Control identifier, for control packets only</td></tr><tr><td>CtlInfo</td><td>Variable</td><td>Control information, for control packets only</td></tr><tr><td>EvtId</td><td>User defined</td><td>Event identifier, for event packets only</td></tr></table> <hr/>	StartOfs	2 bits	Start offset	StopOfs	2 bits	Stop offset	WrpSize	4 bits	Wrap size	Rsv	Variable	Reserved	CtlId	4 bits/3 bits	Control identifier, for control packets only	CtlInfo	Variable	Control information, for control packets only	EvtId	User defined	Event identifier, for event packets only
StartOfs	2 bits	Start offset																				
StopOfs	2 bits	Stop offset																				
WrpSize	4 bits	Wrap size																				
Rsv	Variable	Reserved																				
CtlId	4 bits/3 bits	Control identifier, for control packets only																				
CtlInfo	Variable	Control information, for control packets only																				
EvtId	User defined	Event identifier, for event packets only																				
	<div><div><div>352928252415145430</div><div>HeaderInfoLenMaster AddressSlave AddressPrsOpcode</div><div>NeckerTagErrSlave offsetStartOfsStopOfs</div><div>DataBEData ByteBEData ByteBEData ByteBEData Byte</div><div>⋮</div><div>DataBEData ByteBEData ByteBEData ByteBEData Byte</div></div><div><div>3231302726201914135430</div><div>HeaderRsvLenInfoTagMaster AddressPrsOpcode</div><div>DataCEData</div><div>⋮</div><div>DataCEData</div></div></div>																					
	<p>FIGURE 11.2</p> <p>NTP packet structure.</p> <p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 313, 314-315.</p>																					

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>As further illustration, “[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2).” <i>Id.</i> at 318.</p> <p>As a further illustration, the Arteris NoC implements Quality of Service (QoS) to “provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic”; QoS, which includes guarantees of, for example, throughput and/or latency, “is achieved by exploiting the signal pressure embedded into the NTTP packet definition” where the “pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed”; and the “pressure information will be embedded in the NTTP packet at the NIU level”:</p> <p>Quality of Service (QoS). The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in <i>Æthereal NoC</i> [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>


U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<ul style="list-style-type: none"> • Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency. • Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class. • Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth. • Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p data-bbox="541 280 1843 354">* Note that in the NTTP packet, the pressure field allows more then one bit, resulting in multiple levels of preferred traffic.</p> <p data-bbox="499 386 1801 459">Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 315-316.</p> <p data-bbox="499 508 1749 540">Connections within the Arteris NoC interconnect may be defined by a connectivity table:</p> <div data-bbox="531 600 1827 1185"> <p data-bbox="531 600 1827 657" style="color: orange; text-align: center;">Connectivity Map → Interconnect Connections → Layout</p>  <p data-bbox="1654 1161 1827 1185" style="text-align: right;">DC-Topographical</p> </div> <ul data-bbox="541 1153 1801 1266" style="list-style-type: none"> • Connectivity table defines interconnect connections within the floorplan • Routes must pass through available channels in the floorplan • Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU
<p data-bbox="510 1299 640 1323">ARTERIS IP</p>	<p data-bbox="1113 1307 1260 1323" style="text-align: center;">ISPD 2018, 28 March 2018</p> <p data-bbox="1669 1307 1879 1323" style="text-align: right;">Copyright © 2018 Arteris IP 12</p>

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim

Motorola Product Including Snapdragon System on Chip¹

See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 12.

As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:

Memory NoC:
Interconnect Topology – Traffic Classes

Classify your IP connections per class of traffic:

Best Effort (BE)	Image system
Low Latency (LL)	SRAM
High Bandwidth (HB)	Main/Coherency

The screenshot shows a configuration window with a table mapping traffic classes to interconnects. The table has columns for traffic classes (BE, LL, HB) and rows for interconnects (CSI/I/O, DSI/I/O, FromCohNoCMem/I/O, FromMainNoC/I/O, ISP/I/O). The 'FromCohNoCMem/I/O' and 'FromMainNoC/I/O' rows are marked with green checkmarks, indicating they are configured for Low Latency (LL) traffic.

Interconnect	BE	LL	HB
CSI/I/O	BE		
DSI/I/O	BE		
FromCohNoCMem/I/O		LL	
FromMainNoC/I/O		LL	
ISP/I/O	BE		

ARTERIS^{IP}

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 13

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

“Integrated circuit and method of communication service mapping”

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>Memory NoC: Traffic classes are mapped onto logical interconnect topology</p> <div style="display: flex; justify-content: space-around;"> </div>

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 16

U.S. Patent No. 7,594,052 (Radulescu & Goossens)*“Integrated circuit and method of communication service mapping”*

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<div data-bbox="541 300 1291 354" style="text-align: center;"> <h2 style="color: orange;">Memory Access Traffic Classes</h2> </div> <div data-bbox="546 365 1438 901"> <p>Legend:</p> <ul style="list-style-type: none"> — Cache Coherent (CC) — Low Latency (LL) — High Bandwidth (HB) — Best Effort (BE) </div> <div data-bbox="1480 365 1827 917"> <ul style="list-style-type: none"> • Cache Coherent (CC) within Compute Cluster • Low Latency (LL) to SRAM • High Bandwidth (HB) to DRAM & Cache Fill • Best Effort (BE) for Peripherals & DMA • QoS for Video • Multiple functional NoCs interacting • Physically Constrained </div> <div data-bbox="504 974 1869 1015" style="text-align: center;"> <div>ARTERIS IP</div> <div>ISPD 2018, 28 March 2018</div> <div>Copyright © 2018 Arteris IP 11</div> </div> <p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slides 11, 13, 16.</p>